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Abstract. In this paper we evaluate heat diffusion in an AlGaN/GaN diode through a Monte 
Carlo simulator by expanding its capabilities with the implementation of two thermal methods. 
We present the impact on the device temperature of considering different substrates and die 
dimensions. We also evaluate the influence of the thermal boundary resistance (TBR) that 
appears in the growth process of dissimilar materials. We analyse the effect of the TBR when 
the diode is grown on two substrates, Si and SiC. As a conclusion, we can state that the TBR is 
a limiting factor to the thermal flow that becomes more relevant for substrates with high 
thermal conductivities. 
1. Introduction 
Self-heating properties are an important problem for high-power gallium nitride (GaN) electronic and 
opto-electronic devices because thermal effects can cause strong damages and premature failure. 
These effects are boosted by the TBR. The TBR is a measure of the resistance that an interface 
presents to the thermal flow due to different phonon dynamics and poor crystalline quality near the 
boundary. The TBR can be measured by employing 3-D micro-Raman thermography [1]. In order to 
include TBR effects in semiconductor device simulators, different techniques are used, from those 
based on 3-D finite-difference models [1] to others that employ a continuity condition for a finite 
interfacial conductance between the layers of interest [2]. But until nowadays the modelling of the 
TBR effects is still an open problem. In this work, thermal effects will be studied by means of two 
thermal approximations, both of them implemented in our electronic home-made Monte Carlo (MC) 
simulator. One is based on a simple Thermal Resistance Method (TRM) [3],[4],[5]. The other is based 
on the solution of the steady state heat-diffusion-equation (HDE) [4],[6].  
This paper is organized as follows. In Sec. 2 the geometry and material components are described 
followed by a brief explanation of the used electro-thermal models. In Sec. 3 we show the main results 
for different substrates and die lengths of the diode, making emphasis on the effect of the inclusion of 
the TBR. Finally, Sec. 4 summarizes the main conclusions. 
2. Device structure and electro-thermal simulations 
In Figure 1 the geometry of the Al0.27Ga0.73N/GaN diode under analysis is presented. The electronic 
transport will take place in the called electronic domain (delimited by red dashed lines in Figure 1). 
Piezoelectric scattering and those with phonons and dislocations are included in the model. The 
influence of spontaneous and piezoelectric surface polarization charges P=12.12×1012 cm-2 have been 
incorporated. In addition, a surface charge density σ = - 4.12×1012 cm-2 is placed at the top of the 
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AlGaN layer. The length of the diode is 2 µm. If not indicated, L1=200 µm and L2=300 µm. In this 
work, temperature-independent thermal conductivities will be employed: kAlGaN=30 W/(K·m) [7], 
kGaN=130 W/(K·m) [8], kAu=300 W/(K·m) [6], kdiamond=1000 W/(K·m) [9], kSi=156 W/(K·m) [6], 
kSiC=300 W/(K·m) [10], and ksapphire=42 W/(K·m) [11]. A more detailed analysis for temperature-
dependent thermal conductivities can be found in Ref. [4].  
 
Figure 1. Structure of the Al0.27Ga0.73N/GaN diode under study. 
Based on our home-made ensemble MC simulator coupled with a 2D Poisson solver [5], we have 
expanded its capabilities by including the two thermal approaches [4] sketched in Figure 2. 
• (i) Thermal Resistance Method (TRM) (blue colour in Figure 2). This model is based on the 
use of an ad-hoc thermal resistance, Rth, and is only carried out in the electronic domain 
(delimited by red dashed lines in Figure 1). The lattice temperature is updated every Nth=5000 
iterations according to the formula: 
Tlatt=300 K + Pdiss x Rth    , (1) 
with Pdiss,=IDC x VDC the dissipated power in the Nth iterations. The advantage of this model to 
evaluate the thermal behaviour of devices is the simplicity and low computational effort with 
respect to other algorithms. 
• (ii) Solution of the HDE (we refer from now to this model HDEM, orange colour in Figure 2). 
In this case the lattice temperature is updated according to the solution of the HDE equation: 
 (2) 
where  is the temperature-independent and inhomogeneous thermal conductivity, T the 
temperature, and G(r) the power density distribution generated by phonons. Note that the 
HDE is solved in the whole thermal domain (delimited by green dashed lines in Figure 1). In 
this case, the HDE is solved every Nth=10000. 
Boundary conditions are extremely relevant in this kind of simulations. To correctly model the 
interfaces between layers, we use the continuity condition: 
, (3) 
where  is the interface between two layers with thermal conductivities  and , and rn the 
normal position vector. At the two lateral edges, and at the top of the device, adiabatic 
boundary conditions are imposed, . At the bottom, a Dirichlet boundary 
condition is used; a heat sink at 300 K. Our approach to take into account the effect of TBR is 
very simple: we include a small layer of thickness ΔTBR of a material with low thermal 
conductivity kTBR between the GaN-buffer and the substrate (see Figure 1, yellow layer). In 
this framework the value of the simulated TBR will be: 
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Figure 2. Flow chart of the electro-thermal simulations. 
3. Main results 
First of all, the effect of growing the device on different substrates is examined through the HDEM, 
but without the TBR layer. In Figure 3 we plot the I-V curves, Figure 3 (a), and the average 
temperature (Tav) in the electronic domain vs. the dissipated power, Figure 3 (b). The fitting of 
Tav vs. Pdiss allows us to extract a thermal resistance Rth, which is in the range 3.5-38x10-3 K·m/W. 
Moreover, within the HDEM it is possible to study the dependence of that extracted Rth on the die 
dimensions.  For example, the values of Rth vs. L1 (for L2 250 µm, 300 µm, and 350 µm) are shown for 
Si-substrate in the inset of Figure 3 (b). As L2 is reduced, Rth becomes nearly constant with L1 for 
lower values of L1. For a given L1, as L2 is increased, the thermal resistance is higher, as expected, since 
the heat flux generated by the phonons is dissipated less efficiently due to the larger distance from the 
heat sink to the electronic domain. Rth is in the range 12-23x10-3 K·m/W. 
Secondly, the effect of the TBR is analysed by choosing as reference two substrates, Si and SiC. A 
layer of thickness ΔTBR=15 nm is introduced at the interface buffer-substrate. Simulations have been 
performed by considering two thermal conductivities (kTBR) of 1 and 0.1 W/(K·m) for this layer. 
According to eq. (4) the TBR is equal to 1.5x10-8 and 15x10-8 m2K/W, being consistent with the 
reported experimental [1] and numerical studies [12]. In Figure 4 (a) and (b), Tav vs. Pdiss is analysed 
for both substrates. The insets show the profile of the lattice temperature in the middle of the structures 
of the interface buffer-substrate. As expected, SiC exhibits better thermal behaviour than Si, and lower 
temperatures are obtained inside the device. But if the TBR is very high (increasing the difficulty for 
the thermal flow to leave the device), it can be the critical parameter for the design of an appropriate 
heat sink. Note that the discontinuity ΔT at the interface increases when a higher conductivity substrate 
is chosen (as example for kTBR =0.1 W/(K·m) ΔT of 125 K and 142 K are obtained for Si and SiC, 
respectively). Remarkably it may happen that a device grown on a substrate with poor ks but with a 
good thermal interface resistance (low TBR) exhibits better thermal behaviour than other grown on a 
substrate with an excellent ks but with a high TBR. This behaviour is also reflected in the values of Rth 
obtained, that are in the range 14-21x10-3 K·m/W, and 9-17x10-3 K·m/W, for Si and SiC, respectively. 
Finally, we have proven that both thermal models are equivalent, i.e., a TRM simulation [symbols of 
Figure 3 (a)] with the thermal resistance extracted from the HDEM simulation (Rth=3.58x10-3 K·m/W for 
diamond, 8.9x10-3 K·m/W for SiC, 14.1x10-3 K·m/W for Si, and 38.2x10-3 K·m/W K·m/W for sapphire) 
provides the same I-V curve than HDEM. Obviously, once the TBR is included in the HDEM 
simulation, a TRM simulation (with the appropriate extracted Rth) would also provide the same result 
than the HDEM. 
Euro-TMCS I: Theory, Modelling and Computational Methods for Semiconductors IOP Publishing
Journal of Physics: Conference Series 609 (2015) 012005 doi:10.1088/1742-6596/609/1/012005
3
 
Figure 3. (a) I-V curves for different substrates obtained with the HDEM simulation. Symbols: TRM with 
Rth=3.58x10-3, 8.9x10-3, 14.1x10-3 and 38.2x10-3 K·m/W. (b) Average temperature, Tav, vs. the dissipated power, 
and linear fitting to extract the corresponding thermal resistance Rth. The inset shows Rth vs. die dimension L1 for 
L2=250 µm, 300 µm and 350 µm and Si-substrate. If not indicated, L1=200 µm and L2=300 µm.  
 
Figure 4. Tav vs. Pdiss for two substrates (a) Si, and (b) SiC. A TBR layer of ΔTBR=15 nm with kTBR =1 and 
0.1 W/(K·m) is studied. Note that the case without TBR layer from Fig. 3 are included for comparison. The inset 
shows the profile of the lattice temperature in the middle of the diode close to the TBR region, for a bias of 10 V. 
4. Conclusions 
In this paper we have presented the effect of the inclusion of the TBR in our MC simulator. Results 
show that the TBR may have a strong influence, limiting the thermal flux in the interface where it 
appears. Although the effect of the TBR is higher for the SiC substrate, the temperature reached in the 
electronic domain is lower compared to the temperature obtained with the Si substrate. The TBR has a 
strong influence on Rth. For a TBR=15x10-8 m2K/m, Rth is increased respect the case w/o TBR a factor 
1.5 for Si and 1.89 for SiC. 
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